Pulse And Digital Circuits.pdf 3j4u56

www.jntuworld.com || www.android.jntuworld.com || www.jwjobs.net || www.android.jwjobs.net

RR

Code No: RR210202 JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY, HYDERABAD B.Tech II Year I Semester Examinations, May/June-2013 Pulse and Digital Circuits (Common to EEE, ECE)

Time: 3 hours

Max. Marks: 80 Answer any five questions All questions carry equal marks ---

1.a) b)

Prove that an RC low circuit behaves as a good integrator if RC >15T where T is the Period of the input sinusoid sin . Write about Attenuators. [8+8]

2.a) b)

With a neat diagram explain about Emitter- coupled Clipper. Write about Diode comparator and its applications in pulse time modulation. [8+8]

3.a) b)

With appropriate diagrams explain about Transistor switching times. Write about Saturation parameters of Transistor and their variation with temperature. [8+8]

4.

Design a bistable multivibrator with following specifications 12 , 6 , (minimum) = 25, Maximum trigger frequency = 25KHz. [16]

5.a) b)

Discuss about Transistor Bootstrap time base generators. A Transistor Bootstrap Ramp generator is to produce 15V, 5ms output to a 2KΩ load resistor the ramp is to be linear with in 2%. Design a suitable circuit using = 22V, = -22V and Transistor with (min) = 25. The input pulse has an amplitude of -5V, pulse width=5ms and space width = 2.5ms. [8+8]

6.a) b)

Write about frequency division by a RC controlled astable blocking oscillator. Explain about (a) Phase delay (b) Phase Jitter. [8+8]

7.a)

Derive expression for control voltages and their maximum and minimum values for a four diode sampling gate. Explain about a six diode sampling gate and mention its values specification. [8+8]

b) 8.a) b)

D L

R O

W U

T N

J

With a neat circuit diagram and truth table explain the working of a NOT gate. Draw the logic diagram of the following gates using AOI logic. (i) XOR (ii) XNOR gates. [8+8]

---oo0oo---

www.jntuworld.com || www.jwjobs.net